has developed dedicated reconfigurable modules based on field programmable gate array (FPGA) devices for several nuclear fusion machines worldwide. Moreover, new Advanced Telecommunication Computing Architecture (ATCA) based modules developed by IPFN are already included in the ITER fast plant Instrumentation & Control products catalogue. One of the requirements for reconfigurable modules operating in future nuclear environments including ITER is the remote update capability. Accordingly, this work presents an alternative method for FPGA remote programming to be implemented in new ATCA based reconfigurable modules. FPGAs are volatile devices and their programming code is usually stored in dedicated flash memories for properly configuration during module power-on. The presented method is capable to store new FPGA codes in Serial Peripheral Interface (SPI) flash memories using the PCIexpress (PCIe) network established on the ATCA backplane, linking data acquisition endpoints and the data switch blades. The method is based on the Xilinx Quick Boot application note, adapted to PCIe protocol and ATCA based modules.
I. INTRODUCTION
R ECONFIGURABLE hardware modules, based on field programmable gate array (FPGA) devices, are currently used by the most demanding applications. In recent years there has been a growing interest to use FPGA based modules in nuclear power plants environments [1] , demonstrating that they can efficiently monitor and control such environments [2] . FPGAs provide truly parallel data processing, synchronism, flexibility in its configuration and unique performance at high processing frequencies. However, FPGAs are volatile devices, configured during system power-on through dedicated flash memories in-board where the code is stored. The most popular method for code transfer to local memories requires: i) a JTAG module (IEEE 1532-2002 standard), and ii) dedicated software (SW) code (e.g. the impact tool from XILINX) running in a near PC, capable to transfer the FPGA code to the storage device through the JTAG cable [3] , [4] .
However, this FPGA code update method may be unfeasible specially in complex machines with restricted access. As example, in future fusion devices the human access to the instrumentation cubicles may not be possible due to the highenergy neutrons (MeV range) produced during discharges. [7] . It is composed by 3 reserved areas: 1) special header with the critical switch word and a warm boot jump sequence; ii) the initial PFGA code image area; iii) the update FPGA code image area. If the critical switch word is ON the configuration sequence jump to the update image area and load the update code (1A), otherwise the initial FPGA code is loaded (1B).
The Quick Boot method for FPGA remote update from XILINX describes a safety solution for updating the FPGA code to a local storage device, based on the JTAG programing tool [7] . The method can be applied to serial Peripheral Interface (SPI) and byte-wide Peripheral Interface (BPI) flash memories, widely used by recent FPGA based modules. It proposes three reserved areas within the main flash memory array to store: i) a special header with a critical switch word and a warm boot jump sequence; ii) the initial FPGA code; and iii) the update FPGA code. As depicted in fig. 1 , the critical switch word is the key to the configuration method. When the critical switch is ON, the FPGA loads the updated FPGA code, otherwise the FPGA loads the initial code. With this method it is possible to remotely reprogram the reserved update area. During power on the FPGA is preferably configured with code from the update image area. However if the remote update procedure fails, the FPGA will be configured with the initial FPGA code. The initial FPGA code image must never be modified guaranteeing the module operation. The work developed was based on the Quick Boot application method, adapted for programming SPI Flash memories through PCIe communication protocol instead of using JTAG tools, as depicted in fig. 2 . The updated FPGA code is sent to the remote host through an available communication protocol (e.g Ethernet). In the remote site, a dedicated software update management code running on the host PC communicates with the FPGA based module through PCIe links. The software code is responsible for indirect programing the SPI flash through the code update management unit running at FPGA.
The FPGA code management includes Hardware Description Language (HDL) modules available from Quick Boot HDL code design, adapted for the PCIe communication protocol. As depicted in figure 3 , the code management main components are: i) the PCIe engine for protocol communication between FPGA and host PC; ii) the SPI state machine with the programing algorithms, capable to send commands/data to the SPI flash and receive data from SPI; and iii) the SPI SER-DES for interface with the SPI flash bus. As so, when a new update starts the FPGA receives the SPI update area addresses followed by the start command, and data bursts with the update FPGA code, to be temporarily stored in a buffer while SPI flash is not ready. 
III. RESULTS
The FPGA code update method was developed and tested in laboratory with two different FPGA based setups. Initially it was tested in a KC705 developing kit from XILINX [8] connected to the host PC through the PCIe finger (fig. 4) Fig. 4 . Setup 1 -KC705 developing kit from XILINX [8] connected to the host PC through the PCIe finger (fig. 4) . The KC705 module includes a Kintex-7 (XC7K325T-2FFG900C) FPGA and a 128 Mb Quad-SPI Flash memory from Numonyx (N25Q128A13BSF40F).
For testing purposes two different FPGA codes, the initial and the update FPGA code, were produced with the ISE 14.7 compiler from XILINX. Those FPGA codes can be distinguished by the firmware version number through the corresponding configuration register available in the host PC. The SPI flash was first programmed with an initial file through the JTAG cable, connecting the KC705 module to a near laptop where the XILINX Impact Software is installed. The initial file is composed by three reserved areas, as depicted in fig. 1 , where the same FPGA code fills both image areas. After this first step, the JTAG cable can be avoided as well as the Impact tool. As so, KC705 module is ready for remote programing through PCIe. Accordingly, the update image file is stored in the host PC (remote host). After this step, the software update code in the remote host is allowed to start the updating procedure, as described in section II. If the update succeeds, the firmware version corresponding to the update code should appear in the associated register on the next power-on. When a failure occurs (e.g. if a power off occurs during the update process) the FPGA is configured with the initial FPGA code, as indicated by the firmware version register.
One of the main purposes to develop the FPGA code remote update is to implement this capability in IST ATCA based modules targeting nuclear environments. As so, the remote update method was also tested in the Advanced Mezzanine Card (AMC-MKX1) prototype module [9] , installed on the ATCA-PTSW-AMC4 carrier module from ITER Fast Plant System Controller catalogue [5] . The AMC-MKX1 module was specially conceived for real-time spectroscopy applications expecting to deliver and process data at a rate of up to hundred GB/s. It includes a Kintex TM -7 (XC7K325T-2FFG676I) FPGA and a 256 Mb Quad-SPI Flash memory from Numonyx (N25Q256A13EF840F). The ATCA-PTSW-AMC4, mounted in a 14-slot ATCA shelf sub-rack, is connected to a Rear Transition Module (RTM) module with PCIe external cable interface. The host PC is an independent controller unit, housing a x16 PCie 3.0 switch-based cable adapter from One Stop Systems (OSS) vendor for connection through PCIe cable to the RTM module. The DAQ system is depicted in fig. 5 .
The tests described for the first setup were successfully replicated to the AMC-MKX1 module. It was observed that for both setups the SPI total programming time was proximately 100 seconds, a significant decrease on time consuming when compared with JTAG programing times [4] .
IV. CONCLUSION
This paper describes an alternative method for FPGA reprograming, capable to cope with the remote update requirement for reconfigurable modules operating in nuclear environments. For safety reasons the human access to the instrumentation cubicles should be restricted or even not allowed. The method is based on the XILINX Quick Boot application note, however adapted to PCIe communication protocol. The new method allows to program SPI flashes remotely, without any dedicated hardware (e.g. JTAG) or software tool (e.g. XILINX software tools) in the remote site. Moreover, it can be considered a safety solution once the initial FPGA code is never deleted during the update process. FPGA is preferably . Setup 2 -14 slot ATCA shelf with an AMC-MKX1 prototype module [9] installed on the ATCA-PTSW-AMC4 carrier module from ITER Fast Plant System Controller catalogue [5] , [10] . The ATCA-PTSW-AMC4 is connected to a RTM module with PCIe external cable interface for connection to the host PC. The host PC is an independent controller unit, housing a x16 PCie 3.0 switch-based cable adapter from OSS vendor. The AMC-MKX1 module includes a Kintex-7 (XC7K325T-2FFG676I) FPGA and a 256 Mb Quad-SPI Flash memory from Numonyx (N25Q256A13EF840F).
configured with the update code however, if the remote update procedure fails the FPGA is configured with the initial FPGA code. Furthermore, even if the method was tailored for ATCA based modules, it can be adapted to any system with PCI express (PCIe) network established between reconfigurable modules and host PC. The method was developed with the Xilinx KC705 Evaluation Kit and successfully tested in the AMC-MKX1 prototype, installed on the ATCA-PTSW-AMC4 carrier module from the ITER fast plant Instrumentation & Control products catalogue. Considering other modules from the ITER catalogue, the next step will be the method extension to series-6 FPGAs.
